| SHIFT_REGISTER_24_bit Project Status | |||
| Project File: | kurs_project.xise | Parser Errors: | No Errors |
| Module Name: | SHIFT_REGISTER_24_bit | Implementation State: | Synthesized |
| Target Device: | xc3s200-4ft256 |
|
X 32 Errors (0 new) |
| Product Version: | ISE 14.2 |
|
21 Warnings (0 new) |
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: | System Settings |
|
|
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | Current | Ρα 15. δεκ 18:04:01 2012 | X 32 Errors (0 new) | 21 Warnings (0 new) | 16 Infos (0 new) | |
| Translation Report | Out of Date | Ον 10. δεκ 21:44:36 2012 | ||||
| Map Report | Out of Date | Ον 10. δεκ 21:44:39 2012 | ||||
| Place and Route Report | ||||||
| Power Report | ||||||
| Post-PAR Static Timing Report | ||||||
| Bitgen Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |
| ISIM Simulator Log | Current | Ρα 15. δεκ 19:28:14 2012 | |