# International **ICR** Rectifier

### Data Sheet PD-97237

# IR1166SPbF

## SmartRectifier<sup>™</sup> CONTROL IC

### Features

- Secondary side high speed SR controller
- DCM, CrCM and CCM flyback topologies
- 200V proprietary IC technology
- Max 500KHz switching frequency
- Anti-bounce logic and UVLO protection
- 4A peak turn off drive current
- Micropower start-up & ultra low quiescent current
- 10.7V gate drive clamp

- 50ns turn-off propagation delay
- Vcc range from 11.3V to 20V
- · Direct sensing of MOSFET drain voltage
- Minimal component count
- Simple design
- Lead-free
- · Compatible with 1W Standby, Energy Star, CECP, etc.

### Description

IR1166S is a smart secondary side driver IC designed to drive N-Channel power MOSFETs used as synchronous rectifiers in isolated Flyback converters.

The IC can control one or more paralleled N-MOSFETs to emulate the behavior of Schottky diode rectifiers. The drain to source voltage is sensed differentially to determine the polarity of the current and turn the power switch on and off in proximity of the zero current transition.

Ruggedness and noise immunity are accomplished using an advanced blanking scheme and double-pulse suppression which allow reliable operation in continuous, discontinuous and critical current mode operation and both fixed and variable frequency modes.

## Package



### **IR1166S Application Diagram**



\*Please note that this data sheet contains advanced information that could change before the product is released to production.

## **Absolute Maximum Ratings**

Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions are not implied. All voltages are absolute voltages referenced to GND. Thermal resistance and power dissipation are measured under board mounted and still air conditions.

Parameters	Symbol	Min.	Max.	Units	Remarks
Supply Voltage	V <sub>CC</sub>	-0.3	20	V	
Enable Voltage	V <sub>EN</sub>	-0.3	20	V	
Cont. Drain Sense Voltage	VD	-3	200	V	
Pulse Drain Sense Voltage	V <sub>D</sub>	-5	200	V	
Source Sense Voltage	Vs	-3	20	V	
Gate Voltage	$V_{GATE}$	-0.3	20	V	V <sub>CC</sub> =20V, Gate off
Operating Junction Temperature	TJ	-40	150	°C	
Storage Temperature	Ts	-55	150	°C	
Thermal Resistance	$R_{\thetaJA}$		128	°C/W	SOIC-8
Package Power Dissipation	PD		970	mW	SOIC-8, T <sub>AMB</sub> =25°C
ESD Protection	V <sub>ESD</sub>		1.5	kV	Human Body Model*
Switching Frequency	fsw		500	kHz	

\* Per EIA/JESD22-A114-B( discharging a 100pF capacitor through a 1.5k $\Omega$  series resistor).

### **Electrical Characteristics**

The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range T<sub>j</sub> from – 25° C to 125°C. Typical values represent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of  $V_{cc}$  =15V is assumed for test condition.

### **Supply Section**

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Supply Voltage Operating Range	V <sub>CC</sub>	11.4		18	V	
V <sub>CC</sub> Turn On Threshold	V <sub>CC ON</sub>	9.8	10.6	11.3	V	
V <sub>CC</sub> Turn Off Threshold	V	8.4	9	9.7	v	
(Under Voltage Lock Out)	V <sub>CC UVLO</sub>	0.4	5	5.7	v	
V <sub>CC</sub> Turn On/Off Hysteresis	V <sub>CC HYST</sub>	1.4	1.57	1.7	V	
Operating Current			8	10		$C_{LOAD}=1$ nF, fsw = 400kHz
Operating Current	I <sub>CC</sub>		47	65	mA	$C_{LOAD}$ =10nF, fsw = 400kHz
Quiescent Current	I <sub>QCC</sub>		1.7	2.2	mA	
Start-up Current	I <sub>CC START</sub>		92	200	μA	V <sub>CC</sub> =V <sub>CC ON</sub> - 0.1V
Sleep Current	I <sub>SLEEP</sub>		145	200	μA	V <sub>EN</sub> =0V, V <sub>CC</sub> =15V
Enable Voltage High	V <sub>ENHI</sub>		2.71		V	
Enable Voltage Low	V <sub>ENLO</sub>		1.6		V	
Enable Pull-up Resistance	R <sub>EN</sub>		1.5		MΩ	GBD

### **Comparator Section**

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
		-7	-3	0		OVT = 0V, V <sub>S</sub> =0V
Turn-off Threshold	$V_{\text{TH1}}$	-15	-10.3	-7	mV	OVT floating, V <sub>S</sub> =0V
		-23	-18.7	-15		$OVT = V_{CC}, V_S = 0V$
Turn-on Threshold	V <sub>TH2</sub>	-150		-50	mV	
Hysteresis	V <sub>HYST</sub>		63		mV	
Input Bias Current	I <sub>IBIAS1</sub>		1	7.5	μA	$V_D = -50 mV$
Input Bias Current	I <sub>IBIAS2</sub>		23	100	μA	V <sub>D</sub> = 200V
Comparator Input Offset	V <sub>OFFSET</sub>			2	mV	GBD
Input CM Voltage Range	V <sub>CM</sub>	-0.15		2	V	

### **One-Shot Section**

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Blanking pulse duration	t <sub>BLANK</sub>	10	15	20	μs	
Reset Threshold	V		2.5		V	V <sub>CC</sub> =10V - GBD
neset miesiola	V <sub>TH3</sub>		5.4		V	V <sub>CC</sub> =20V - GBD
Hysteresis	V <sub>HYST3</sub>		40		mV	V <sub>CC</sub> =10V - GBD

# International

# IR1166S

### **Minimum On Time Section**

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Minimum on time	т	190	251	290	ns	$R_{MOT} = 5k\Omega, V_{CC} = 12V$
	ONmin	2.4	3	3.6	μs	$R_{MOT} = 75 k\Omega, V_{CC} = 12V$

### **Gate Driver Section**

Parameters	Symbol	Min.	Тур.	Max.	Units	Remarks
Gate Low Voltage	$V_{GLO}$		0.2	0.5	V	I <sub>GATE</sub> = 200mA
Gate High Voltage	$V_{GTH}$	9.5	10.7	12.5	V	V <sub>CC</sub> =12V-18V (internally clamped)
Rise Time	t <sub>r1</sub>		21		ns	$C_{LOAD} = 1nF, V_{CC} = 12V$
	t <sub>r2</sub>		181		ns	$C_{LOAD} = 10nF, V_{CC} = 12V$
Fall Time	t <sub>f1</sub>		10		ns	$C_{LOAD} = 1nF, V_{CC} = 12V$
	t <sub>f2</sub>		44		ns	$C_{LOAD} = 10nF, V_{CC} = 12V$
Turn on Propagation Delay	t <sub>Don</sub>		52	80	ns	$V_{DS}$ to $V_{GATE}$ -100mV overdrive
Turn off Propagation Delay	t <sub>Doff</sub>		35	65	ns	$V_{DS}$ to $V_{GATE}$ -100mV overdrive
Pull up Resistance	r <sub>up</sub>		5		Ω	I <sub>GATE</sub> = 1A - GBD
Pull down Resistance	r <sub>down</sub>		1.2		Ω	I <sub>GATE</sub> = -200mA
Output Peak Current (source)	I <sub>O source</sub>		1		А	C <sub>LOAD</sub> = 10nF - GBD
Output Peak Current (sink)	I <sub>O sink</sub>		4		А	C <sub>LOAD</sub> = 10nF - GBD

\*\* Guaranteed by Design





### **Block Diagram**



### Lead Assignments & Definitions

Lead Assignment	Pin#	Symbol	Description
	1	VCC	Supply Voltage
1 VCC VGATE 8	2	Οντ	Offset Voltage Trimming
	3	мот	Minimum On Time
2 OVT & GND 7 3 MOT & VS 6	4	EN	Enable
	5	VD	FET Drain Sensing
	6	VS	FET Source Sensing
	7	GND	Ground
	8	GATE	Gate Drive Output

## **Detailed Pin Description**

### **GND: Ground**

This is ground potential pin of the integrated control circuit. The internal devices and gate driver are referenced to this point.

### **MOT: Minimum On Time**

The MOT programming pin controls the amount of minimum on time. Once  $V_{TH2}$  is crossed for the first time, the gate signal will become active and turn on the power FET. Spurious ringings and oscillations can trigger the input comparator off. The MOT blanks the input comparator keeping the FET on for a minimum time.

The MOT is programmed between 200ns and 3us (typ.) by using a resistor referenced to GND.

#### **OVT: Offset Voltage Trimming**

The OVT pin will program the amount of input offset voltage for the turn-off threshold  $V_{TH1}$ .

The pin can be optionally tied to ground, to VCC or left floating, to select 3 ranges of input offset trimming. This programming feature allows for accomodating different RDSon MOSFETs.

#### **GATE: Gate Drive Output**

This is the gate drive output of the IC. Drive voltage is internally limited and provides 2A peak source and 5A peak sink capability. Although this pin can be directly connected to the power MOSFET gate, the use of minimal gate resistor is recommended, expecially when putting multiple FETs in parallel.

Care must be taken in order to keep the gate loop as short and as small as possible in order to achieve optimal switching performance.

#### VS: Source Voltage Sense

VS is the differential sense pin for the power MOSFET Source. This pin must not be connected directly to the power ground pin (7) but must be used to create a kelvin contact as close as possible to the power MOSFET source pin.

#### VD: Drain Voltage Sense

VD is the voltage sense pin for the power MOSFET Drain. This is a high voltage pin and particular care must be taken in properly routing the connection to the power MOSFET drain.

Additional filtering and or current limiting on this pin is not recommended as it would limit switching performance of the IC.

#### VCC: Power Supply

This is the supply voltage pin of the IC and it is monitored by the under voltage lockout circuit. It is possible to turn off the IC by pulling this pin below the minimum turn off threshold voltage, without damage to the IC.

To prevent noise problems, a bypass ceramic capacitor connected to Vcc and GND should be placed as close as possible to the IR1166S.

This pin is internally clamped.

#### **EN: Enable**

This pin is used to activate the IC "sleep" mode by pulling the voltage level below 2.5V (typ). In sleep mode the IC will consume a minimum amount of current. However all switching functions will be disabled and the gate will be inactive.

# IR1166S

### STATES OF OPERATION

#### **UVLO/Sleep Mode**

The IC remains in the UVLO condition until the voltage on the VCC pin exceeds the VCC turn on threshold voltage,  $V_{CC ON}$ .

During the time the IC remains in the UVLO state, the gate drive circuit is inactive and the IC draws a quiescent current of  $I_{CC \text{ START}}$ . The UVLO mode is accessible from any other state of operation whenever the IC supply voltage condition of VCC <  $V_{CC \text{ UVLO}}$  occurs.

The sleep mode is initiated by pulling the EN pin below 2.5V (typ). In this mode the IC is essentially shut down and draws a very low quiescent supply current.

#### **Normal Mode**

The IC enters in normal operating mode once the UVLO voltage has been exceeded. At this point the gate driver is operating and the IC will draw a maximum of  $I_{CC}$  from the supply voltage source.

### **GENERAL DESCRIPTION**

The IR1166 Smart Rectifier IC can emulate the operation of diode rectifier by properly driving a Synchronous Rectifier (SR) MOSFET.

The direction of the rectified current is sensed by the input comparator using the power MOSFET  $R_{DSon}$  as a shunt resistance and the GATE pin of the MOSFET is driven accordingly.

Internal blanking logic is used to prevent spurious transitions and guarantee operation in continuous (CCM), discountinuous (DCM) and critical (CrCM) conduction mode.



input comparator thresholds

The modes of operation for a Flyback circuit differ mainly for the turn-off phase of the SR switch, while the turn-on phase of the secondary switch (which correspond to the turn off of the primary side switch) is identical.

#### **Turn-on phase**

When the conduction phase of the SR FET is initiated, current will start flowing through its body diode, generating a negative  $V_{DS}$  voltage across it. The body diode has generally a much higher voltage drop than the one caused by the MOSFET on resistance and therefore will trigger the turn-on threshold  $V_{TH2}$ .

At that point the IR1166 will drive the gate of MOSFET on which will in turn cause the conduction voltage  $V_{DS}$ to drop down. This drop is usually accompained by some amount of ringing, that can trigger the input comparator to turn off; hence, a Minimum On Time (MOT) blanking period is used that will maintain the power MOSFET on for a minimum amount of time.

The programmed MOT will limit also the minimum duty

cycle of the SR MOSFET and, as a consequence, the max duty cycle of the primary side switch.

#### DCM/CrCM Turn-off phase

Once the SR MOSFET has been turned on, it will remain on until the rectified current will decay to the level where  $V_{DS}$  will cross the turn-off threshold  $V_{TH1}.$  This will happen differently depending on the mode of operation.

In DCM the current will cross the threshold with a relatively low dl/dt. Once the threshold is crossed, the current will start flowing again through the body diode,



voltages for CrCM mode

causing the V<sub>DS</sub> voltage to jump negative. Depending on the amount of residual current, V<sub>DS</sub> may trigger once again the turn on threshold: for this reason  $V_{TH2}$ 

is blanked for a certain amount of time (T\_{BLANK}) after  $V_{_{TH1}}$  has been triggered.

The blanking time is internally set. As soon as  $V_{DS}$  crosses the positive threshold  $V_{TH3}$  also the blanking time is terminated and the IC is ready for next conduction cycle.

### **CCM Turn-off phase**

In CCM mode the turn off transition is much steeper and dl/dt involved is much higher. The turn on phase is identical to DCM or CrCM and therefore won't be repeated here.

During the SR FET conduction phase the current will decay linearly, and so will VDS on the SR FET.



voltages for CCM mode

Once the primary switch will start to turn back on, the SR FET current will rapidly decrease crossing  $V_{TH1}$  and turning the gate off.

The turn off speed is critical to avoid cross conduction on the primary side and reduce switching losses. also in this case a blanking period will be applied, but given the very fast nature of this transition, it will be reset as soon as  $V_{DS}$  crosses  $V_{TH3}$ .

## IR1166S



### Secondary side CCM operation



### Secondary side DCM/CrCM operation

# International **TOR** Rectifier

# IR1166S



Fig 1. Supply Current vs. Supply Voltage







Fig 4. V<sub>TH2</sub> vs. Temp.

# International

# IR1166S







# International **tor** Rectifier

## IR1166S

\_= -25°C

¦= 25°C

¦= 125°C

200

150









Fig 10. Input Bias Current vs.  $V_{\text{D}}.$ 

100

Drain Sense Voltage (V<sub>D)</sub> (V)

50



Max. Synchronous HEXFET Switching Frequency (kHz)

Fig 12. Max. V<sub>CC</sub> Voltage vs. Synchronous Rectifier Switching Freq, T<sub>J</sub>=125°C, T<sub>IC</sub> = 85°C, external  $R_G=2\Omega$ ,  $1\Omega$  HEXFET Gate Resistance included

# International **IOR** Rectifier

#### 20 Csync = 2nFCsync = 5nF-Maximum Allowable V<sub>CC</sub> Voltage (V) 19 Csync = 8nFCsync = 15nF 18 Csync = 20nF 17 16 15 14 13 12 11 100 150 200 250 300 350 400 450 500 50 Max. Synchronous HEXFET Switching Frequency (kHz)





Fig 14. Max V<sub>CC</sub> Voltage vs. Synchronous Rectifier Switching Freq, T<sub>J</sub>=125°C, T<sub>IC</sub> = 85°C, external  $R_G=6\Omega$ ,  $1\Omega$  HEXFET Gate Resistance included

Figures 11-14 shows the maximum allowable  $V_{CC}$  voltage vs. maximum switching frequency for different loads which are calculated using the design methodology discussed in AN1087.

## IR1166S



Fig. 14 - V<sub>cc</sub> Under Voltage Lockout



Fig. 15 - Timing Diagrams

# International

## IR1166S

### **Case outline**



Data and specifications subject to change without notice. Qualification Standards can be found on IR's Web site.

# International

WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105 http://www.irf.com/ Data and specifications subject to change without notice. 10/06

Lead Free Released

n-Lead Free

ASSEMBLY

SITE CODE

LOT CODE