


JV50-CP Block Diagram

Project code: 91.4GD01.001

PCB P/N : 48.4GD01.0SB

REVISION : SB 09285



CPU DC/DC ISL62882	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 47,48
SYSTEM DC/DC TPS51123	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 49
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 50
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 50
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 51
RT9025	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0 50
G2997	
INPUTS	OUTPUTS
1D5V_S3	0D75_S0 52
SYSTEM DC/DC ISL62881	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE 54
SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
DCBATOUT	+VGA_CORE 55
CHARGER ISL88731A	
INPUTS	OUTPUTS
DCBATOUT	BT+ 53

PCB STACKUP



ENG DIS MADISON SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number **JV50-CP** Rev SA

Date: Thursday, August 27, 2009 Sheet 1 of 57

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.0K Ohm/5% resistor Note: Only temporary for early CFD samples (xPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

USB Table



Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2




ENG DIS MADISON SAMSUNG


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Title			Rev
Size A3	Document Number	SA	
	JV50-CP		
Date: Tuesday, August 18, 2009	Sheet 2	of	57



SLG8SP585VTR-GP
71.08585.003
 2ND = 71.08585.003

FSC	0	1
SPEED	133MHz (Default)	100MHz






ENG DIS MADISON SAMSUNG

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





Title: **CPU (1/7)**

Size A3 Document Number **JV50-CP** Rev **SA**

Date: Thursday, September 03, 2009 Sheet 4 of 57



CATHERINE#2177
62.10055.321
 2ND = 62.10055.321




20 M_A_DQ[63..0] <<>

M A DQ0	A10	SA_DQ0
M A DQ1	C10	SA_DQ1
M A DQ2	C7	SA_DQ2
M A DQ3	AZ	SA_DQ3
M A DQ4	B10	SA_DQ4
M A DQ5	D10	SA_DQ5
M A DQ6	E10	SA_DQ6
M A DQ7	A8	SA_DQ7
M A DQ8	D8	SA_DQ8
M A DQ9	F8	SA_DQ9
M A DQ10	E6	SA_DQ10
M A DQ11	F7	SA_DQ11
M A DQ12	E9	SA_DQ12
M A DQ13	B7	SA_DQ13
M A DQ14	E7	SA_DQ14
M A DQ15	C6	SA_DQ15
M A DQ16	H10	SA_DQ16
M A DQ17	G8	SA_DQ17
M A DQ18	K7	SA_DQ18
M A DQ19	J8	SA_DQ19
M A DQ20	G7	SA_DQ20
M A DQ21	G10	SA_DQ21
M A DQ22	J7	SA_DQ22
M A DQ23	J10	SA_DQ23
M A DQ24	L7	SA_DQ24
M A DQ25	M6	SA_DQ25
M A DQ26	M8	SA_DQ26
M A DQ27	L9	SA_DQ27
M A DQ28	K8	SA_DQ28
M A DQ29	K6	SA_DQ29
M A DQ30	N8	SA_DQ30
M A DQ31	P9	SA_DQ31
M A DQ32	AH5	SA_DQ32
M A DQ33	AF5	SA_DQ33
M A DQ34	AK6	SA_DQ34
M A DQ35	AK7	SA_DQ35
M A DQ36	AF6	SA_DQ36
M A DQ37	AG5	SA_DQ37
M A DQ38	AJ7	SA_DQ38
M A DQ39	AJ6	SA_DQ39
M A DQ40	AJ10	SA_DQ40
M A DQ41	AJ9	SA_DQ41
M A DQ42	AL10	SA_DQ42
M A DQ43	AK12	SA_DQ43
M A DQ44	AK8	SA_DQ44
M A DQ45	AL7	SA_DQ45
M A DQ46	AK11	SA_DQ46
M A DQ47	AL8	SA_DQ47
M A DQ48	AN8	SA_DQ48
M A DQ49	AM10	SA_DQ49
M A DQ50	AR11	SA_DQ50
M A DQ51	AL11	SA_DQ51
M A DQ52	AM9	SA_DQ52
M A DQ53	AN9	SA_DQ53
M A DQ54	AT11	SA_DQ54
M A DQ55	AP12	SA_DQ55
M A DQ56	AM12	SA_DQ56
M A DQ57	AN12	SA_DQ57
M A DQ58	AM13	SA_DQ58
M A DQ59	AT14	SA_DQ59
M A DQ60	AT12	SA_DQ60
M A DQ61	AL13	SA_DQ61
M A DQ62	AR14	SA_DQ62
M A DQ63	AP14	SA_DQ63

AUBURDALE

DDR SYSTEM MEMORY A



20 M_A_BS0 <<>
20 M_A_BS1 <<>
20 M_A_BS2 <<>

20 M_A_CAS# <<>
20 M_A_RAS# <<>
20 M_A_WE# <<>

CATHERINE#2177

2ND = 62.10055.321

62.10055.321

21 M_B_DQ[63..0] <<>

M B DQ0	B5	SB_DQ0
M B DQ1	A5	SB_DQ1
M B DQ2	C3	SB_DQ2
M B DQ3	B3	SB_DQ3
M B DQ4	E4	SB_DQ4
M B DQ5	A6	SB_DQ5
M B DQ6	A4	SB_DQ6
M B DQ7	C4	SB_DQ7
M B DQ8	D1	SB_DQ8
M B DQ9	D2	SB_DQ9
M B DQ10	F2	SB_DQ10
M B DQ11	F1	SB_DQ11
M B DQ12	C2	SB_DQ12
M B DQ13	F5	SB_DQ13
M B DQ14	F3	SB_DQ14
M B DQ15	G4	SB_DQ15
M B DQ16	H6	SB_DQ16
M B DQ17	G2	SB_DQ17
M B DQ18	J6	SB_DQ18
M B DQ19	J3	SB_DQ19
M B DQ20	G1	SB_DQ20
M B DQ21	G5	SB_DQ21
M B DQ22	J2	SB_DQ22
M B DQ23	J1	SB_DQ23
M B DQ24	J5	SB_DQ24
M B DQ25	L3	SB_DQ25
M B DQ26	L2	SB_DQ26
M B DQ27	M1	SB_DQ27
M B DQ28	K5	SB_DQ28
M B DQ29	K4	SB_DQ29
M B DQ30	M4	SB_DQ30
M B DQ31	N5	SB_DQ31
M B DQ32	AF3	SB_DQ32
M B DQ33	AG1	SB_DQ33
M B DQ34	AJ3	SB_DQ34
M B DQ35	AK1	SB_DQ35
M B DQ36	AG4	SB_DQ36
M B DQ37	AG3	SB_DQ37
M B DQ38	AJ4	SB_DQ38
M B DQ39	AH4	SB_DQ39
M B DQ40	AK3	SB_DQ40
M B DQ41	AK4	SB_DQ41
M B DQ42	AM6	SB_DQ42
M B DQ43	AN2	SB_DQ43
M B DQ44	AK5	SB_DQ44
M B DQ45	AK2	SB_DQ45
M B DQ46	AM4	SB_DQ46
M B DQ47	AM3	SB_DQ47
M B DQ48	AP3	SB_DQ48
M B DQ49	AN5	SB_DQ49
M B DQ50	AT4	SB_DQ50
M B DQ51	AN6	SB_DQ51
M B DQ52	AN4	SB_DQ52
M B DQ53	AN3	SB_DQ53
M B DQ54	AT5	SB_DQ54
M B DQ55	AT6	SB_DQ55
M B DQ56	AN7	SB_DQ56
M B DQ57	AP6	SB_DQ57
M B DQ58	AP8	SB_DQ58
M B DQ59	AT9	SB_DQ59
M B DQ60	AT7	SB_DQ60
M B DQ61	AP9	SB_DQ61
M B DQ62	AR10	SB_DQ62
M B DQ63	AT10	SB_DQ63

21 M_B_BS0 <<>
21 M_B_BS1 <<>
21 M_B_BS2 <<>

21 M_B_CAS# <<>
21 M_B_RAS# <<>
21 M_B_WE# <<>

CATHERINE#2177


2ND = 62.10055.321

62.10055.321


ENG DIS MAD SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (3/7)		
Size	Document Number	Rev
A3	JV50-CP	SA
Date:	Thursday, September 03, 2009	Sheet 6 of 57



Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V



- CPU1G
- AT21 VAXG1
 - AT19 VAXG2
 - AT18 VAXG3
 - AT16 VAXG4
 - AR19 VAXG5
 - AR18 VAXG6
 - AR17 VAXG7
 - AR16 VAXG8
 - AP19 VAXG9
 - AP18 VAXG10
 - AP16 VAXG11
 - AN19 VAXG12
 - AN18 VAXG13
 - AN17 VAXG14
 - AN16 VAXG15
 - AM19 VAXG16
 - AM18 VAXG17
 - AM17 VAXG18
 - AM16 VAXG19
 - AL19 VAXG20
 - AL18 VAXG21
 - AL17 VAXG22
 - AL16 VAXG23
 - AK21 VAXG24
 - AK19 VAXG25
 - AK18 VAXG26
 - AK17 VAXG27
 - AK16 VAXG28
 - AJ19 VAXG29
 - AJ18 VAXG30
 - AJ17 VAXG31
 - AH19 VAXG32
 - AH18 VAXG33
 - AH17 VAXG34
 - AH16 VAXG35
 - AH15 VAXG36

AUBURDALE

GRAPHICS

POWER

PEG & DMI

SENSE LINES

GRAPHICS VIDS

DDR3 - 1.5V RAILS

1.1V

1.8V

- VAXG_SENSE AR22
- VSSAXG_SENSE AT22
- GFX_VID0 AM22
- GFX_VID1 AP22
- GFX_VID2 AN22
- GFX_VID3 AP23
- GFX_VID4 AM23
- GFX_VID5 AP24
- GFX_VID6 AN24
- GFX_VR_EN AR25
- GFX DPRSLPVR AT25
- GFX_IMON AM24

- VDDQ AJ1
- VDDQ AF1
- VDDQ AE7
- VDDQ AE4
- VDDQ AC1
- VDDQ AB7
- VDDQ AB4
- VDDQ Y1
- VDDQ W7
- VDDQ W4
- VDDQ U1
- VDDQ T7
- VDDQ P1
- VDDQ N7
- VDDQ N4
- VDDQ L1
- VDDQ H1


- VTT1 P10
- VTT1 N10
- VTT1 L10
- VTT1 K10
- VTT1 J22
- VTT1 J20
- VTT1 J18
- VTT1 H21
- VTT1 H20
- VTT1 H19
- VTT1 L26
- VTT1 L27
- VTT1 M26

- VCC_AXG_SENSE 54
- VSS_AXG_SENSE 54
- GFX_VID[6..0] 54
- GFX_VR_EN 54
- GFX DPRSLPVR 54
- GFX_IMON 54

DIS_ONLY

6A

0.6A



CATHERINE#2177


2ND = 62.10055.321

62.10055.321


ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (5/7)		
Size	Document Number				Rev
A3	JV50-CP				SA
Date:	Thursday, September 03, 2009	Sheet	8	of	57




2ND = 62.10055.321
62.10055.321





2ND = 62.10055.321
62.10055.321

SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor




SB 0817





- Do Not Stuff TP38
- Do Not Stuff TP29
- Do Not Stuff TP32
- Do Not Stuff TP34
- Do Not Stuff TP30
- Do Not Stuff TP33
- Do Not Stuff TP39
- Do Not Stuff TP40
- Do Not Stuff TP31
- Do Not Stuff TP28
- Do Not Stuff TP27
- Do Not Stuff TP36
- Do Not Stuff TP37
- Do Not Stuff TP35



2ND = 62.10055.321
62.10055.321



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.








ENG DIS MADSION SAMSUNG

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (7/7)	
Title	SA
Size A3	Document Number
Date: Thursday, September 03, 2009	Sheet 10 of 57



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSua1_05,VccSua1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (1/9)**




Size A3 Document Number **JV50-CP** Rev **SA**

Date: Thursday, September 03, 2009 Sheet 11 of 57

LAN





MINICARD1

MINICARD2



PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (2/9)**

Size A3 Document Number **JV50-CP** Rev **SA**

Date: Thursday, September 03, 2009 Sheet 12 of 57

SB 0812

SB 0812




SB 0814
 ENG DIS MADISON SAMSUNG


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (3/9)**

Size A3	Document Number JV50-CP	Rev SA
Date: Thursday, September 03, 2009	Sheet 13 of 57	




SB 0811







ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
PCH (4/9)	
Size	Document Number
A3	JV50-CP
Date: Thursday, September 03, 2009	Sheet 14 of 57
Rev SA	




These pins are left as NC, because the function is disable.






BOOT BIOS Strap

PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI



- 41 PCLK_FWH
- 12 CLK_PCI_FB
- 40 CLK_PCI_KBC



These pins are left as NC, because the function is disable.

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.

Danbury Technology:
Disabled when Low.
Enable when High.

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default











ENG DIS MADISON SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

GPIO8 has a weak[20K] internal pull up.
No need to have external pull down/up.
GPIO8 pin set to high at reset.

GPIO15 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.




ENG DIS MADISON SAMSUNG



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (6/9)**

Size A3 Document Number **JV50-CP** Rev **SA**

Date: Thursday, September 03, 2009 Sheet 16 of 57









SB 0818




SB 0817




SB 0817



SB 0817





Place these caps close to VTT1 and VTT2.




REVERSE TYPE

H = 9.2mm 2ND = 62.10017.N61



Note:
 If SA0_DIMM0 = 0, SA1_DIMM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0_DIMM0 = 1, SA1_DIMM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note:
Place these Caps near SO-DIMMA.







ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Hsi Road, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRIII Socket DM1**





Size: Custom Document Number: **JV50-CP** Rev: **SA**

Date: Thursday, September 03, 2009 Sheet 20 of 57



FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMSn+ TMDSn- = ATMSn- TMDSCLK+ = ATMSCLK+ TMDSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMSn+ TMDSn- = BTMSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-



\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
 21F, 86, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.









PX SWITCH

Title: **PX SWITCH**


Size A3 Document Number: **JV50-CP** Rev: **SA**

Date: Thursday, September 03, 2009 Sheet 22 of 57

LCD/INVERTER/CCD CONN





Layout Note:
Place these resistors close to the CRT-out connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




L=>B0 -DIS
H=>B1 -UMA

Hsync & Vsync level shift



DDC_CLK & DATA level shift



ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT CONN**

Size: Document Number: **JV50-CP** Rev: SA

Date: Thursday, September 03, 2009 Sheet 24 of 61

SATA Connector



ENG DIS MADSION SAMSUNG

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONN

Size Document Number


JV50-CP

Rev
SA

Date: Thursday, September 03, 2009

Sheet 26 of 61

ODD Connector



ENG DIS MADSION SAMSUNG


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **ODD**

Size	Document Number	Rev
	JV50-CP	SA

Date: Thursday, September 03, 2009 Sheet 27 of 61

BLUETOOTH MODULE



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number





JV50-CP

Rev

SA

Date: Thursday, September 03, 2009

Sheet 28 of 61






ENG DIS MADSION SAMSUNG

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		USB CONN	
Size	Document Number	JV50-CP	
Date:	Thursday, September 03, 2009	Sheet	29 of 61
Rev	SA		

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector










ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN CONN**

Size: A3	Document Number: JV50-CP	Rev: SA
Date: Thursday, September 03, 2009	Sheet: 31	of 61






ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Azalia codec ALC272**

Size A3	Document Number	Rev
	JV50-CP	SA


Date: Thursday, September 03, 2009 Sheet 32 of 61



GAIN SETTING



GAIN0	GAIN1	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



SB 0814

ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP**


Size: Document Number **JV50-CP** Rev: **SA**

Date: Thursday, September 03, 2009 Sheet 33 of 61




LINE IN




Internal Speaker



LINE OUT



MIC IN





ENG DIS MADISON SAMSUNG

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO jack		
Size	Document Number				Rev
	JV50-CP				SA
Date:	Thursday, September 03, 2009	Sheet	34	of	61

MDC 1.5 CONN



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MDC

Size

Document Number

JV50-CP

Rev





SA

Date: Thursday, September 03, 2009




Sheet 35

of

61



5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



2nd = 20.10079.011
20.10109.001

ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cardreader**

Size: Document Number **JV50-CP** Rev: SA

Date: Thursday, September 03, 2009 Sheet 36 of 55

for T8 thermal diode



2nd = 84.03904.P11
84.03904.L06




C82 & C561 CLOSE TO G787

for system thermal diode


84.03904.L06
2nd = 84.03904.P11



(dummy, KBC already delay)



T8=90C
THERM_SET = [(Tset-72) x 0.02+0.34] x VCC




For CPU FAN



ENG DIS MADISON SAMSUNG

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Thermal/Fan Connector		
Size	Document Number	Rev
	JV50-CP	SA
Date: Thursday, September 03, 2009 Sheet 39 of 57		


EC BIOS Flash ROM



System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD




SC 0901


ENG DIS MADSION SAMSUNG

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: BIOS			
Size: Document Number	JV50-CP		Rev: SA
Date: Thursday, September 03, 2009 Sheet 41 of 57			

TOUCH PAD



Finger printer




ENG DIS MADSION SAMSUNG


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		Touch PAD and FP	
Size	Document Number	Rev	SA
Date: Thursday, September 03, 2009	Sheet 43 of 61	JV50-CP	

LED



SB 1202



PWR_CON_BTN# 1	EC59	Do Not Stuff
PWR_CON_LED#	EC57	Do Not Stuff
Volume_Up# 1	EC60	Do Not Stuff
Volume_Down# 1	EC58	Do Not Stuff

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **LED&POWERBD CONN**

Size: Document Number Rev SA



Rev: **JV50-CP**

Date: Thursday, September 03, 2009 Sheet 44 of 61

Run Power

Aux Power

3D3V_AUX_S5




ENG DIS MADISON SAMSUNG


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
RUN POWER and 3D3V AUX S5			
Size	Document Number	SA	
Date: Thursday, September 03, 2009		Sheet 45	of 57


ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



RT8209B 1D05V





Adapter




ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev		
Power Block Diagram			SA		
Size	Document Number	JV50-CP		Date	
		Tuesday, August 18, 2009		Sheet	46 of 57





$V_{out} = 2 * (1 + R1 / R2)$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51123 5V/3D3V**

Size: Document Number Rev: SA

Date: Thursday, September 03, 2009 Sheet 49 of 57

79.10112.3JL

Iomax=9A
OCP>13.5A

2009/06/30 Wayne

2009/07/15 Wayne

2009/07/15 Wayne

2009/06/30 Wayne


2009/08/20 Wayne

20090713 WAYNE


Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

RT9025 for 1D8V_S0



RT9026 for 0D75V_S3




ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT9025 1D8V/RT9026 0D75	
Size	Document Number	Rev	SA
Date: Thursday, September 03, 2009		Sheet	52 of 57

SB 0819

RT8209E for VGA




Id=36A
Qg=7.2nC,
Rdson=11.1~13.9mohm

Id=63A
Qg=14~19nC,
Rdson=5.8~7.2mohm

I_{max}=22A
OCP>33A

$$V_{out} = 0.75 * ((1 + (R1/R2)))$$

In LAB stage, because of VGA ES sample using VGA_CORE 1.05V



	I/O	Inter Pull Low	GPIO TABLE
NV_VID0	O	YES	GPU VOLTAGE L: 1.05V GPU VOLTAGE H: 0.95V







ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **RT8209E VGA CORE**

Size A3 Document Number: **JV50-CP** Rev: _____

Date: Thursday, September 03, 2009 Sheet 55 of 52




Check test point




Test Point放在Dimm Door打開可量測處


ENG DIS MADSION SAMSUNG

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AFTE TP		
Size	Document Number	Rev
	JV50-CP	SA
Date: Thursday, September 03, 2009		
Sheet 59 of 57		


+3VS to 3.3V_DELAY Transfer




AO4468, SO-8 Id=11.6A, Qg=9-12nC Rdson=17.4-22m ohm



RT9025 for 1V_VGA






G9661 for 1D8V_VGA



4 PEG_TXP[15..0] <<< PEG_TXP[15..0]
 4 PEG_TXN[15..0] <<< PEG_TXN[15..0]

4 PEG_RXP[15..0] <<< PEG_RXP[15..0]
 4 PEG_RXN[15..0] <<< PEG_RXN[15..0]




ENG DIS MADSION SAMSUNG


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



File: **Madison PCIE**

Size A3	Document Number JV50-CP	Rev SB
Date: Thursday, September 03, 2009	Sheet 62 of 68	

Layout note:
It should be please near HDMI connector








For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRN1 are used

71.MDSOM.01

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe Full Tx Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	x
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	x
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
RSVD	V2SYNCS		0
RSVD	H2SYNCS		0
AUD[1] (Internal PD)	VGA_HSYNCS	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	x x x x

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST	M25P05A 0100
256MB	x001	ST	M25P10A 0101
64MB	x010	ST	M25P20 0101
32MB	x	ST	M25P40 0101
512MB	x	ST	M25P80 0101
1GB	x	Chingis (formerly PMC)	Pm25LV512A 0100
2GB	x	Chingis (formerly PMC)	Pm25LV010A 0101
4GB	x		



71.MDSOM.01



Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

ENG DIS MADISON SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.





Rev: SB

Document Number: JVS0-CP

Rev: SB

Date: Thursday, September 03, 2009 Sheet: 66 of 68

DDR3







- 66,67 DQMA#[0..7] <<>>
- 66,67 RDQSA#[0..7] <<>>
- 66,67 WDQSA#[0..7] <<>>
- 66,67 MAA[0..12] << MAA[0..12]
- 66,67 MDA[0..63] <<>> MDA[0..63]

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

ENG DIS MADISON SAMSUNG

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VRAM(2/4)		
Size A3	Document Number JV50-CP	Rev SB
Date: Thursday, September 03, 2009 Sheet 68 of 68		

DDR3



- 66.69 DQMB#[0..7] <<>
- 66.69 RDQS#[0..7] <<>
- 66.69 WDQS#[0..7] <<>
- 66.69 MAB[0..12] <<>
- 66.69 MDB[0..63] <<>

SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U


ENG DIS MADSION SAMSUNG

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(4/4)**

Size: A3 | Document Number: **JV50-CP** | Rev: **SB**

Date: Thursday, September 03, 2009 | Sheet: 70 of 68



ENG DIS MADSION SAMSUNG

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Modify History

Size

Document Number

JV50-CP

Rev

SA

Date: Tuesday, August 18, 2009

Sheet 71 of 57

www.s-manuals.com