



Low Cost Micropower, Low Noise CMOS Rail-to-Rail, Input/Output Operational Amplifiers

AD8613/AD8617/AD8619

FEATURES

Offset voltage: 2.2 mV max
Low input bias current: 1 pA max
Single-supply operation: 1.8 V to 5 V
Low noise: 22 nV/ $\sqrt{\text{Hz}}$
Micropower: 38 μA
No phase reversal
Unity gain stable

APPLICATIONS

Battery-powered instrumentation
Multipole filters
Current shunt sense
Sensors
ADC predrivers
DAC drivers/level shifters
Low power ASIC input or output amplifiers

GENERAL DESCRIPTION

The AD8613/AD8617/AD8619 are single, dual, and quad micropower, rail-to-rail input and output amplifiers that feature low supply current, low input voltage, and low current noise.

The parts are fully specified to operate from 1.8 V to 5.0 V single supply, or ± 0.9 V and ± 2.5 V dual supply. The combination of low noise, very low input bias currents, and low power consumption make the AD8613/AD8617/AD8619 especially useful in portable and loop-powered instrumentation.

The ability to swing rail-to-rail at both the input and output enables designers to buffer CMOS ADCs, DACs, ASICs, and other wide output swing devices in low power, single-supply systems.

The AD8613 is available in a 5-lead SC70 package and a 5-lead TSOT-23 package. The AD8617 is available in 8-lead MSOP and 8-lead SOIC packages. The AD8619 is available in 14-lead TSSOP and 14-lead SOIC packages.

PIN CONFIGURATIONS




Figure 1. 5-Lead SC70 and 5-Lead TSOT-23




Figure 2. 8-Lead MSOP




Figure 3. 8-Lead SOIC_N




Figure 4. 14-Lead TSSOP




Figure 5. 14-Lead SOIC_N

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Thermal Resistance	5
Applications.....	1	ESD Caution.....	5
General Description	1	Typical Performance Characteristics	6
Pin Configurations	1	Outline Dimensions	12
Revision History	2	Ordering Guide	13
Specifications.....	3		
Absolute Maximum Ratings.....	5		

REVISION HISTORY

1/06—Rev. A to Rev. B		10/05—Rev. 0 to Rev. A	
Added AD8613	Universal	Added AD8619	Universal
Changes to Features.....	1	Change to Specifications Section	3
Changes to Table 1.....	3	Updated Outline Dimensions.....	12
Changes to Table 2.....	4	Changes to Ordering Guide	13
Updated Outline Dimensions	12		
Changes to Ordering Guide	13		

9/05—Revision 0: Initial Version

SPECIFICATIONS

Electrical characteristics @ $V_S = 5\text{ V}$, $V_{CM} = V_S/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-0.3\text{ V} < V_{CM} < +5.3\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$, $-0.3\text{ V} < V_{CM} < +5.2\text{ V}$		0.4	2.2	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1	2.2	mV/°C
AD8613				2.5	4.5	μV/°C
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	pA
					110	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	780	pA
					50	pA
Common-Mode Rejection Ratio	CMRR	$0\text{ V} < V_{CM} < 5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		95	250	pA
			68			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 10\text{ k}\Omega$, $0.5\text{ V} < V_O < 4.5\text{ V}$	235	500		dB
Input Capacitance	C_{DIFF} C_{CM}			1.9		V/mV
				2.5		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$	4.95	4.98		V
			4.9			V
		$I_L = 10\text{ mA}$ $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$		4.7		V
Output Voltage Low	V_{OL}	$I_L = 1\text{ mA}$ $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$	4.50			V
		$I_L = 10\text{ mA}$ $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$		20	30	mV
					50	mV
		$I_L = 10\text{ mA}$ $-40^\circ\text{C} \text{ to } +125^\circ\text{C}$		190	275	mV
					335	mV
Short-Circuit Current	I_{SC}			±80		mA
Closed-Loop Output Impedance	Z_{OUT}	$f = 10\text{ kHz}$, $A_V = 1$		15		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$1.8\text{ V} < V_S < 5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	67	94		dB
			64			dB
Supply Current/Amplifier	I_{SY}	$V_O = V_S/2$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		38		μA
					50	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		0.1		V/μs
Settling Time 0.1%	t_s	$G = \pm 1$, 2 V step , $C_L = 20\text{ pF}$, $R_L = 1\text{ k}\Omega$		23		μs
Gain Bandwidth Product	GBP	$R_L = 100\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$		400		kHz
				350		kHz
Phase Margin	$\angle O$	$R_L = 10\text{ k}\Omega$, $R_L = 100\text{ k}\Omega$, $C_L = 20\text{ pF}$		70		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise				2.3	3.5	μV
Voltage Noise Density	e_n	$f = 1\text{ kHz}$ $f = 10\text{ kHz}$		25		nV/√Hz
				22		nV/√Hz
Current Noise Density	i_n	$f = 1\text{ kHz}$		0.05		pA/√Hz

AD8613/AD8617/AD8619

Electrical characteristics @ $V_S = 1.8\text{ V}$, $V_{CM} = V_S/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-0.3\text{ V} < V_{CM} < +1.9\text{ V}$ $-0.3\text{ V} < V_{CM} < +1.8\text{ V}; -40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.4	2.2	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		1	8.5	$\mu\text{V}/^\circ\text{C}$
AD8613				3.7	9.0	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.2	1	pA
					110	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.1	0.5	pA
					50	pA
					250	pA
Common-Mode Rejection Ratio	CMRR	$0\text{ V} < V_{CM} < 1.8\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	58	86		dB
			55			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 10\text{ k}\Omega$, $0.5\text{ V} < V_O < 1.3\text{ V}$	85	1000		V/mV
Input Capacitance	C_{DIFF} C_{CM}			2.1		pF
				3.8		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 1\text{ mA}$ -40°C to $+125^\circ\text{C}$	1.65	1.73		V
			1.6			V
Output Voltage Low	V_{OL}	$I_L = 1\text{ mA}$ -40°C to $+125^\circ\text{C}$		44	60	mV
					80	mV
Short-Circuit Current	I_{SC}			± 7		mA
Closed-Loop Output Impedance	Z_{OUT}	$f = 10\text{ kHz}$, $A_V = 1$		15		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$1.8\text{ V} < V_S < 5\text{ V}$	67	94		dB
Supply Current/Amplifier	I_{SY}	$V_O = V_S/2$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		38		μA
					50	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		0.1		V/ μs
Settling Time 0.1%	t_s	$G = \pm 1$, 1 V step, $C_L = 20\text{ pF}$, $R_L = 1\text{ k}\Omega$		6.5		μs
Gain Bandwidth Product	GBP	$R_L = 100\text{ k}\Omega$		400		kHz
		$R_L = 10\text{ k}\Omega$		350		kHz
Phase Margin	ϕ_O	$R_L = 10\text{ k}\Omega$, $R_L = 100\text{ k}\Omega$, $C_L = 20\text{ pF}$		70		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise				2.3	3.5	μV
Voltage Noise Density	e_n	$f = 1\text{ kHz}$ $f = 10\text{ kHz}$		25		nV/ $\sqrt{\text{Hz}}$
				22		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1\text{ kHz}$		0.05		pA/ $\sqrt{\text{Hz}}$

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$
Differential Input Voltage	$\pm 6\text{ V}$
Output Short-Circuit Duration to GND	Observe derating curve
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 60 sec)	300°C
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Junction Temperature Range	-65°C to $+150^\circ\text{C}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply at 25°C , unless otherwise noted.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Characteristics

Package Type	θ_{JA}	θ_{JC}	Unit
5-Lead TSOT-23 (UJ-5)	207	61	$^\circ\text{C/W}$
5-Lead SC70 (KS-5)	376	126	$^\circ\text{C/W}$
8-Lead MSOP (RM-8)	210	45	$^\circ\text{C/W}$
8-Lead SOIC_N (R-8)	158	43	$^\circ\text{C/W}$
14-Lead SOIC_N (R-14)	120	36	$^\circ\text{C/W}$
14-Lead TSSOP (RU-14)	180	35	$^\circ\text{C/W}$

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS

$V_{SY} = 5\text{ V}$ or $\pm 2.5\text{ V}$, unless otherwise noted.




Figure 6. Input Offset Voltage Distribution




Figure 9. Input Bias Current vs. Temperature




Figure 7. Input Offset Voltage Drift Distribution




Figure 10. Supply Current vs. Supply Voltage




Figure 8. Input Offset Voltage vs. Input Common-Mode Voltage




Figure 11. Supply Current vs. Temperature




Figure 12. Output Saturation Voltage vs. Load Current




Figure 15. Open-Loop Gain and Phase vs. Frequency




Figure 13. Output Saturation Voltage vs. Temperature ($I_L = 1\text{ mA}$)




Figure 16. CMRR vs. Frequency




Figure 14. Output Saturation Voltage vs. Temperature ($I_L = 10\text{ mA}$)




Figure 17. PSRR vs. Frequency




Figure 18. Closed-Loop Output Impedance vs. Frequency




Figure 21. Large Signal Transient Response




Figure 19. Small Signal Overshoot vs. Load Capacitance




Figure 22. Positive Overload Recovery




Figure 20. Small Signal Transient Response




Figure 23. Negative Overload Recovery




Figure 24. No Phase Reversal




Figure 26. Voltage Noise Density




Figure 25. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 27. Channel Separation

$V_S = 1.8\text{ V}$ or $\pm 0.9\text{ V}$, unless otherwise noted.




Figure 28. Input Offset Voltage Distribution




Figure 31. Output Saturation Voltage vs. Temperature
($I_L = 1\text{ mA}$)




Figure 29. Input Offset Voltage vs. Input Common-Mode Voltage




Figure 32. CMRR vs. Frequency




Figure 30. Output Saturation Voltage vs. Load Current




Figure 33. PSRR vs. Frequency




Figure 34. Small Signal Overshoot vs. Load Capacitance




Figure 36. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 35. Large Signal Transient Response






Figure 37. Voltage Noise Density

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 38. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 40. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-8)
Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 39. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-14)
Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 41. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-203-AA

Figure 42. 5-Lead Thin Shrink Small Outline Transistor Package [SC70]
(KS-5)
Dimensions shown in millimeters



*COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH
THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.

Figure 43. 5-Lead Thin Small Outline Transistor Package [TSOT-23]
(UJ-5)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8613AKSZ-R2 ¹	−40°C to +125°C	5-Lead SC70	KS-5	A0Y
AD8613AKSZ-REEL ¹	−40°C to +125°C	5-Lead SC70	KS-5	A0Y
AD8613AKSZ-REEL7 ¹	−40°C to +125°C	5-Lead SC70	KS-5	A0Y
AD8613AUJZ-R2 ¹	−40°C to +125°C	5-Lead TSOT-23	UJ-5	A0Y
AD8613AUJZ-REEL ¹	−40°C to +125°C	5-Lead TSOT-23	UJ-5	A0Y
AD8613AUJZ-REEL7 ¹	−40°C to +125°C	5-Lead TSOT-23	UJ-5	A0Y
AD8617ARMZ-R2 ¹	−40°C to +125°C	8-Lead MSOP	RM-8	A0T
AD8617ARMZ-REEL ¹	−40°C to +125°C	8-Lead MSOP	RM-8	A0T
AD8617ARZ ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8617ARZ-REEL ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8617ARZ-REEL7 ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	
AD8619ARUZ ¹	−40°C to +125°C	14-Lead TSSOP	RU-14	
AD8619ARUZ-REEL ¹	−40°C to +125°C	14-Lead TSSOP	RU-14	
AD8619ARZ ¹	−40°C to +125°C	14-Lead SOIC_N	R-14	
AD8619ARZ-REEL ¹	−40°C to +125°C	14-Lead SOIC_N	R-14	
AD8619ARZ-REEL7 ¹	−40°C to +125°C	14-Lead SOIC_N	R-14	

¹ Z = Pb-free part.

AD8613/AD8617/AD8619

NOTES

NOTES

NOTES